1 / 21

Outline Slave Board Task of Board and its ASIC (Board ~ ASIC) System, and Structure of the ASIC

Muon Track Trigger Processing on Slave and Hi-pT Boards C.Fukunaga/Tokyo Metropolitan University TGC electronics group. Outline Slave Board Task of Board and its ASIC (Board ~ ASIC) System, and Structure of the ASIC Status, Issues, Development plan Hi-pT Board Task of Hi-pT Board/ASIC

stuart
Download Presentation

Outline Slave Board Task of Board and its ASIC (Board ~ ASIC) System, and Structure of the ASIC

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Muon Track Trigger Processing on Slave and Hi-pT BoardsC.Fukunaga/Tokyo Metropolitan University TGC electronics group • Outline • Slave Board • Task of Board and its ASIC (Board ~ ASIC) • System, and Structure of the ASIC • Status, Issues, Development plan • Hi-pT Board • Task of Hi-pT Board/ASIC • System, Structure of the ASIC • Status,Development plan • Hi-pT Board configuration 14/6/2000 End Cap Muon Trigger Review at CERN

  2. Slave Board ASIC TTL/LVDS Slave Board (SB) /ASIC • An on detector board, installed several boards in a PS pack • Inputs are Bunch crossing identified hit patterns from TRIPLET and two DOUBLETS (pivot(outer most one) and middle) • Low pT muon candidates (> 6 GeV/c) will be identified • DAQ(Pipeline, derandomizer) system for TGC coordinates are embedded • Encoded hit information is sent to Hi-pT Board • Board functionality is more-or-less the same as one of ASIC 14/6/2000 End Cap Muon Trigger Review at CERN

  3. Low-pT track Identification • Low-pT CM formation • among triplet three(two) planes r and j • between two doublets (pivot and middle) r,Dr and j,Dj 14/6/2000 End Cap Muon Trigger Review at CERN

  4. Slave Board (SB) System 14/6/2000 End Cap Muon Trigger Review at CERN

  5. Variety of SB tasks-classified with input detector- 14/6/2000 End Cap Muon Trigger Review at CERN

  6. SB ASIC Structure (Doublet) • Main Blocks • MIDDLE,PIVOT-IN • Phase Adjust • Mask • Local Coincidence • MATRIX • Coincidence of Middle and Pivot planes • DECLUSTER • continuoushits tosingle coordinate 14/6/2000 End Cap Muon Trigger Review at CERN

  7. LocalCoincidence • Doublet two planes are staggered • Resolution of a simple coincidence technique will be the same width as CELL width (Dwire, Dstrip) • New logic with relaxed AND • Single hit (a track passed edge) • Double hits (a track passed center) • Effective resolution will be finer 14/6/2000 End Cap Muon Trigger Review at CERN

  8. (Coincidence) Matrixincluding local coincidence 14/6/2000 End Cap Muon Trigger Review at CERN

  9. Primary Encode,Declustering & Encodecommon for all sorts of SBs • After Matrix operation • Primary Encode to select track with minimum Dr and/or Dj • Declustering • A successive cluster for a track is shrunk to one hit • Encode 3 bit for Dr,Dj and 4 or 5 bit for r and j 14/6/2000 End Cap Muon Trigger Review at CERN

  10. Triplet SB Wire (2-out-of-3) Strip (1-out-of-2=OR) Determination of j coordinate (Center plane of triplet has no strip readout) Determination of r coordinate 14/6/2000 End Cap Muon Trigger Review at CERN

  11. SB ASIC Status • Very prototype SB ASIC has been designed for training • ASIC for Wire Doublets part only • no DAQ staff • INPUS(PIVOT,MIDDLE w/o Phase adjust) • MATRIX with full size(88 x 72)) • DECLUSTER,32-5 ENCODER • Simulation has been done • All blocks installed work fine (except decluster logic) • A bug found in decluster logic if several hits are occurred in boundary of Matrix-A,and –B. (Double counting) ( will be fixed in the next version) • Max delay estimations are given below for this chip (unit,ns) • The maximum latency allowed for the slave board is 1+3 clock (25+75ns) • Fabrication has been done for training even if we had known bug. 14/6/2000 End Cap Muon Trigger Review at CERN

  12. Soft Tolerant Hard SB ASICIssues, Development Plan • Issues • Radiation Tolerance • Dose 25 Gy (10 yrs) • Neutron 3.9x10^12 (8.1x10^11 for >1MeV) (10 yrs) • We choose normal process for fabrication, but pay lots of attention for functionality • Magnetic Field • 100 ~ 1000 Gauss, need confirmation for working • Under investigating • Future plan • Summarized in the last slide 14/6/2000 End Cap Muon Trigger Review at CERN

  13. LVDS/TTL Hi-pT ASIC Opt./E Conv. Hi-pT board/ASIC Hi-pT track Identification • Inputs are encoded data of SB for triple and doublet • All SB processed data are once passed in a Hi-pT system • Hi-pT ASICs on a Hi-pT board are (VME 9U module) installed in a Hi-pT crate which is put on a outer rim of the pivot doublet • Basic relation of board and ASIC • But number of ASICs/board are different for different trigger purposes • pT > 20 GeV/c 14/6/2000 End Cap Muon Trigger Review at CERN

  14. Structure and block diagrams(Wire and Strip) • For both wire and strip, a common ASIC will serve • Main Blocks • TRIPLET-IN/DOUBLET-IN • Phase Adjust • Decode • MATRIX • 2-out-of-6 SELECT • H/L SELECT (If no Hi-pT, then Low-Pt data are filled in output buffer) • G-OUT (Serializer/G-link converter) 14/6/2000 End Cap Muon Trigger Review at CERN

  15. Matrix for wire&strip Wire Input 192 x 232 CM Strip Input 192 x 192 CM 14/6/2000 End Cap Muon Trigger Review at CERN

  16. Logical Diagram of Hi-pT Matrix 14/6/2000 End Cap Muon Trigger Review at CERN

  17. j direction OR is needed Main modifications since the last TDR • OR logic for strip signal (for track signals shared with two(three) chambers) • DAQ part is removed (SB readout only) • 2-out-of-6 SELECT 6 tracks are found, but only two highest pT tracks are sent to Sector Logic • Width of Diagonal lines of CM widen (|15| to |20|) • Identical output format for both strip & wire (9 bits) 14/6/2000 End Cap Muon Trigger Review at CERN

  18. Status,Future Plan for Hi-Pt ASIC • Complete design, and simulation have been done • Confirmed all blocks work fine • Maximum delay of the ASIC estimated as 2 clock (4 assigned) • Fabrication with 0.6um Rohm Full custom has been done • Hardware inspection is now being done in Tokyo and KEK • If we find no problem, then we proceed to produce prototype-0 chip in this year (0.35um 3.3V) • Number of ASICs is not so large, we can make all with University VLSI Design Education Center (VDEC). 14/6/2000 End Cap Muon Trigger Review at CERN

  19. Hi-pT Board configuration and production 14/6/2000 End Cap Muon Trigger Review at CERN

  20. One of Hi-pT boards 14/6/2000 End Cap Muon Trigger Review at CERN

  21. Summary • SB ASIC/Board • Concentrate to complete design • Four sorts of functions into one ASIC • + DAQ system ingredient • We are contacting several companies • Mask pattern made with VDEC and send to a fabrication company (Rohm,inc,Kyoto,Japan) (to save money) • Complete order to a company but difficult to find a company since number of fabrications (~5000) too small for them • Full Design&simulation must be finalized till Oct,’00 • Hi-pT ASIC/Board • Nearly ready to produce the prototype 0 chip • Will be ready till Oct,’00 14/6/2000 End Cap Muon Trigger Review at CERN

More Related