90 likes | 208 Views
ECE6502 Project Progress Updates. Puqing Wu Computer Engineering UVA. FPCA Reconfigurability. Platform. Adapted from grlib by Gaisler. LEON3 Processor. FE. PE. Adapted from grlib by Gaisler. FE-PE Partitioning . FE Fetch Decode PE Register Assign Execution Memory Exception
E N D
ECE6502 Project Progress Updates Puqing Wu Computer Engineering UVA
Platform Adapted from grlib by Gaisler
LEON3Processor FE PE Adapted from grlib by Gaisler
FE-PE Partitioning • FE • Fetch • Decode • PE • Register Assign • Execution • Memory • Exception • Write Back
Partitioned Core Synthesis • MITLL Library • Area • Timing • Power • Gate
Verification • Behavior • Test-bench • Test-program • FPGA – Vertex II • Cadence Ncsim – Leon3mp (generic FPCA implementation) • Post-synthesis • On progress…
Place & Route • On progress…
WISH LIST: SIMD • Base FE/PE Wrapping for replication • ISA change/compiler design/hand coding? • Controller/task manager/FPGA bridging?