1 / 59

Course Expectations

Course Expectations. ECEN 5363 ANALOG VLSI. CHAP 1 IC DEVIDES AND MODELING CHAP 2 PROCESSING AND LAYOUT CHAP 3 SIMPLE CURRENT MIRRORS AND AMPS CHAP 4 NOISE ANALYSIS AND MODELING BASIC OTA DESIGN AND COMPENSATION ADVANCED CURRENT MIRRORS AND OTAS.

apu
Download Presentation

Course Expectations

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Course Expectations

  2. ECEN 5363 ANALOG VLSI • CHAP 1 IC DEVIDES AND MODELING • CHAP 2 PROCESSING AND LAYOUT • CHAP 3 SIMPLE CURRENT MIRRORS AND AMPS • CHAP 4 NOISE ANALYSIS AND MODELING • BASIC OTA DESIGN AND COMPENSATION • ADVANCED CURRENT MIRRORS AND OTAS

  3. p-n Junctions

  4. p-n Junction

  5. p-n Junction

  6. LARGE SIGNAL p-n Junction Cap.

  7. Large Signal Rise time Ex Est.

  8. Forward Biased pn Junction

  9. Forward Biased Junction

  10. Forward Biased Junction

  11. MOS Transistor Symbols

  12. MOS Transistor Operation-Triode

  13. MOS Transistor Operation- Tri. VDS=50mV for Model Characterization in Triode – EXTACT – VT and Uo

  14. MOS Transistor Operation- Edge of Sat.

  15. MOS Transistor Operation- Sat. VDS> VT for Model Characterization in Saturation – EXTACT – Lambda

  16. MOSFET OPERATION

  17. Threshold VTO y

  18. Threshold VTO y

  19. Threshold VTO

  20. Threshold VTO

  21. MOS Transistor Op Summary

  22. MOS Tran.Substrate or Body tie

  23. MOS Tran.Small Signal model

  24. MOS parasitics

  25. MOS parasitic- Caps

  26. MOS parasitic- Caps Oxide

  27. MOS parasitic- Caps Gate to Bdy Triode Off Sat Basis for a typical discussion question.

  28. MOS Triode model

  29. MOS Short Channel effects

  30. MOS Subthreshold Operation

  31. Bipolar Junction Transistor (BJT) Optional

  32. Bipolar Junction Transistor Oper. Optional

  33. BJT Large Signal Model Optional

  34. Base Charge Storage sat. BJT Optional

  35. BJT small signal model Optional

  36. BJT small signal model Cs Optional

  37. ft maximum current gain BW BJT Optional

  38. ft maximum current gain BW FET

  39. Gain Bandwidth Product -(GBP) BJT Optional

  40. Gain Bandwidth Product -(GBP) FET

  41. Gain Bandwidth Product -(GBP) FET

  42. Gain Bandwidth Product -(GBP) FET

  43. Gain Bandwidth Product -(GBP) FET

  44. FET GBP - Bode Plot

  45. Small Signal Equivalent Ckts

  46. Key SPICE MODEL Parameters • Diodes

  47. SPICE MODEL Parameters • BJT a limited subset of key parameters

  48. SPICE MODEL Parameters • MOSFET

More Related