1 / 7

Project Lamprey A CMOS Traffic Light and Intersection Control circuit

Project Lamprey A CMOS Traffic Light and Intersection Control circuit. Team Khalfan Al-Mehairi Tram Nguyen Michael Rybel Carldez Thomas. Advisor Dr. Lillevik, Dr. Yamaee Industry Representative Mr. Mike Uhl Intel Corp. Overview. Accomplishments Plans Issues/Concerns.

deborah-deleon
Download Presentation

Project Lamprey A CMOS Traffic Light and Intersection Control circuit

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Project LampreyA CMOS Traffic Light and Intersection Control circuit Team Khalfan Al-Mehairi Tram Nguyen Michael Rybel Carldez Thomas • Advisor • Dr. Lillevik, Dr. Yamaee • Industry Representative • Mr. Mike Uhl • Intel Corp. University of Portland School of Engineering

  2. Overview • Accomplishments • Plans • Issues/Concerns University of Portland School of Engineering

  3. Accomplishments • Project Pre-Approval form. • Project Functional Specifications 0.9 • Preliminary Design work. - State Diagram. - State Table. • First Advisor Meeting. • CMOS Advisor (Dr. Osterberg) Meeting. University of Portland School of Engineering

  4. Traffic Control State Diagram XXX XX0 2 3 Q3Q2Q1Q0 XXX RRRRR RRRRG XX1 Red Red Green Yellow Default 4 1 XX0 RRRRY RRYYR XX0 XX0 0 5 XX1 XXX RRGGR RRRRR 00X 10X 6 9 01X GRGRR RGRGR 11X XX0 XX1 XXX XX1 L1 L2 XXX 8 7 11 10 XXX 12 RRRRR YRYRR RRRRR RYRYR GGRRR XX1 XXX XXX L1 & L2 15 13 RRRRR YYRRR XXX 14 RRRRR XXX XXX University of Portland School of Engineering

  5. Plans • Project Plan. • Finish Design Work. • Excitation equations, Output equations by using ABEL. • B2 Logic Implementation and Testing Procedures. • Tanner Place and Route File Written and Checked. • TBD: Verilog Source Code. University of Portland School of Engineering

  6. Concerns/Issues • Design Work, state machine. • TPR file accuracy. University of Portland School of Engineering

  7. Questions? University of Portland School of Engineering

More Related