1 / 6

SVX4 and PHENIX

SVX4 and PHENIX. Vince Cianciolo (ORNL) Ken Read (ORNL/ UT) 9 June 2003. Proposed PHENIX sensor. 3cm x 6cm device 80um x 1mm “pads” connected into 80um x 3cm strips 750 strips per orientation per sensor Readout at edges and center. “x” readout. “u” readout.

jackreed
Download Presentation

SVX4 and PHENIX

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. SVX4 and PHENIX Vince Cianciolo (ORNL) Ken Read (ORNL/ UT) 9 June 2003

  2. Proposed PHENIX sensor • 3cm x 6cm device • 80um x 1mm “pads” connected into 80um x 3cm strips • 750 strips per orientation per sensor • Readout at edges and center “x” readout “u” readout

  3. 128-channel Si-strip readout chip developed by FNAL/LBNL. Pipelined digitization and readout (42-deep pipeline for analog samples). 4-event LVL1-accept buffering. On-board zero-suppression available (or not). Multi-stage pedestal subtraction. Designed for AC-coupled device (Z. Li sensors DC-coupled). Two handles: Frequent storage-cap resets. Cool sensors to 0 degrees C to reduce leakage current. Certainly able to do first. May suffice, but may want to cool anyway. Integration time (~80 ns) much shorter than sensors have been tested at. Possibly worse S/N. FNAL indicated willingness to do wafer-testing. SVX4

  4. Where does SVX4 come in?

  5. New Testboard Clock FPGA Input FIFO Output FIFO Ribbon Cable CDF Hybrid Testboard Wire bonding CDF Hybrid SVX4 SVX4 SVX4 SVX4 SVX4 Testboard PC LabView GUI USB Connection The point of the testboard we are developing is to mimic the PHENIX DAQ. This will allow us to test the compatibility of the SVX4 and will provide us w/a means to test the SVX4 with a sensor. The CDF hybrid is the equivalent to what I have been calling a ROC. It houses four SVX4 chips that would be wire bonded to a sensor or group of sensors. CDF has agreed to provide us with a hybrid and one of their low-level testboards that serves to provide a ribbon-cable connection to the SVX4’s. Our testboard is controlled by a LabView-based GUI that allows us to specify and download serial (mimics ARCNet) and mode-bit (mimics the GTM) control strings to the SVX4’s on the hybrid through the input FIFO buffer. The mode-bit strings can contain L1 accepts and ENDDAT signals which will cause the SVX4 to dump data into the output FIFO buffer (mimics DCM) where they can be read by the PC.

  6. Status • Testboard in hand, populated, communication established. • LabView GUI essentially finished. • Testboard FPGA programming underway (estimate couple of weeks). • Miljko goes on vacation for 1 month shortly, Vince to BNL (MuID) for 1 month shortly. • Hope to test compatibility w/ pseudo-PHENIX DAQ in August. • Test w/ sensor in September?

More Related