1 / 18

CSE 230 processor design project May, 3 rd , 2010

-Alan Nelson -Andy Kruger - Dongpu Jin. CSE 230 processor design project May, 3 rd , 2010. Introduction. CPU is one of the most important and complicated parts of a computer. We are going to design, implement and test a pipelined processor. . Control Unit:. VHDL:. IF stage:.

jaxon
Download Presentation

CSE 230 processor design project May, 3 rd , 2010

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. -Alan Nelson -Andy Kruger -Dongpu Jin CSE 230 processor design projectMay, 3rd, 2010

  2. Introduction • CPU is one of the most important and complicated parts of a computer. • We are going to design, implement and test a pipelined processor.

  3. Control Unit: • VHDL:

  4. IF stage: • Program Counter: • 16 bits D-FF • Gives the address of current instruction.

  5. IF stage: • Next instruction? • pc_src decides next instruction address.

  6. IF stage: • Control single and corresponding funcitons:

  7. IF stage: • Instruction memory: • Contain program “mif” file. • Output instruction base on the input address.

  8. ID stage: • Register file: • Extra output pins for debugging.

  9. ID stage: • Write to register: • Write back value. • Ground. • imm (load imm). • jal, bal.

  10. ID stage: • Sign-Extension: • Extend imm part of D-type instruction from 7 bits to 16 bits.

  11. EX stage: • ALU: • ALU_src determine operand of ALU. • ALUControl determine which operation it does(add, sub, AND, OR, XOR, SLL, SRL).

  12. MEM stage: • Data Memory: • ALU result determine address. • Register second output goes to MEM(sw).

  13. WB stage: • Write back to register: • Select either data from memory or ALU result been written back.

  14. Pipeline: • We used D-FF to store: • Two outputs from register. • imm part of instruction. • All the control signal from control except pc_src.

  15. Hazard Detection: • Hazard Detect Unit: • When register write enable is high and write select is same as read select, want to forward WB data direct to ALU instead from register

  16. Hazard Detection:

  17. Summary: • Better understanding how CPU works. • Better understanding how software and hardware interact. • Learned working as a team to carry out a complex design task.

  18. Questions? • Demonstration next.

More Related