350 likes | 573 Views
Xilinx M1.5 Software CPLD Fitter. Agenda. Design Manager JTAG Programmer Advance Options PT/Input Collapse Limit Report Options and Format Design Example SDRAM Controller Lab. Design/Project Manager. Design/Project Manager M1.5. Options. User constraint file Implementation options
E N D
Agenda • Design Manager • JTAG Programmer • Advance Options • PT/Input Collapse Limit • Report Options and Format • Design Example SDRAM Controller • Lab
Options • User constraint file • Implementation options • Simulation options • Target options • Post Layout Timing Report moved to Timing Tab
Implementation: Standard Options • Allow for quick selection • Optimize for: • speed • density
Simulation: Output Options • Select output file format for post-fit timing simulation
Tabs • Basic • Advanced • Timing Reports • Programming • Interface
Basic • Utilize global resources by type • enables automatic assignment of clock, output enable and set/reset input signals or pin feedback of I/O signals to global nets • individual signals can be assigned to global nets with attributes • Timing Constraints • causes fitter to optimize constrained paths for priority timing paths (use timing constraints sparingly) • off yields better density
Basic • Design Location Constraints • let software assign pins on first pass • enable for Pinlocking on subsequent passes • Create Programmable Grounds • allows hardware to tie unused pins to ground (suggested)
Basic • Macrocell power setting • set to low or timing driven for most cases • Output Slew Rate • set to low or timing driven for most cases • high slew rate will tend to cause design issues, without much gain in performance
Advanced Tab • Timing Optimization • General timing optimization tends to speed up slowest paths in design • Turning this option off Optimizes for Density and minimizes product terms • Multi-level Logic Optimization • Optimization algorithm which provides for more efficient logic mapping • T-type Register Synthesis • Enables conversion of D-type registers to T-type (suggested)
Advanced Tab • Use Advanced Fitting • Different partitioning algorithm places stronger emphasis on mapping functions that share inputs into the same FB • Use if designs become FB input limited • Use Local Macrocell Feedback (not available on 9500XL) • Logic is mapped into same FB so it can use local feedback rather than Standard Feedback • Since Wire-ANDing is done in the FastConnect I, Logic cannot require Wire-ANDing to make the design fit • Wire-ANDing not available on 9500XL FastConnect II
Advanced Tab • Pterm Collapse Limit • limits how many terms can be used by a function • max= 90 (# pterms per FB) • Input Limit • limits how many inputs function can use • max= 36 (# inputs per FB) for XC9500 • max=54 for XC9500XL
Collapsing Product Term Limit Product Term Allocator D/T Macrocell Product Terms Borrowed Product Terms
Timing Reports • Enables option for level of detail on timing report
Programming • User code selection • TMV file option for Intest via boundry scan
Interface • Interface options allow for multiple macro sets without having to change system variables
Program XC9500/XL Configure/verify FPGA’s (XC4000, XC5200, Spartan) Exercise devices through Boundry scan/JTAG port clamp verify erase functional test blankcheck readback Jedec query device id query usercode query checksum JTAG Programmer
Design Example • Sync DRAM controller • Project included on lab disk as sdram1 • File included on lab disk as sdramctl.vhd • Report and timing files included • Netlist file included
Dot Extensions Definition .CLKF Register clock .SETF Register asynchronous set .RSTF Register asynchronous reset .TRST Pin output enable .INTRST Macrocell output enable .PIN Feedback from I/O pin .LFBK Local feedback from macrocell in same function block .PRLD Register preload value Logic Operators / * + :+: = := NOT AND OR Exclusive OR Combinatorial assignment Registered assignment Equation Syntax
Timing Analyzer • Button to invoke • Buttons for constraint verification • paths constrained • paths not met • paths not constrained • Button for “Advanced” Timing Analysis • same as summary report
Conclusion • Xilinx CPLD implementation tools give push-button ease-of-use or detailed control over fitting • Fitting and Timing Reports provide detailed review of settings and their effects