1 / 12

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Differences between FPGA and ASIC René Romann. Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock. Slide 1. Overview. FPGA vs. ASIC

kiaria
Download Presentation

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. SpezielleAnwendungen des VLSI – EntwurfsApplied VLSI design • Differences between FPGA and ASIC • René Romann Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 1

  2. Overview FPGA vs. ASIC Usage fields Prices Performance differences (on carry-propagate-adders) Summary Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 2

  3. 1. FPGA vs. ASIC • FPGA • FPGA consists of Slices • Slice contains LUTsAND Registers • Slices connected viaInterconnection network(wires & switches) Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 3

  4. 1. FPGA vs. ASIC • FPGA • FPGA consists of Slices • Slice contains LUTsAND Registers • Slices connected viaInterconnection network(wires & switches) • ASIC • Contains standard cells • Cells operate as logic OR register • Cells connected directly via wires (no switching) Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 4

  5. 2. Usage fields • FPGA • For testing series • Cheaper for small series • Can be reprogrammed iffaulty logic was loaded • ASIC • For field production • Cheap if built in mass • No reprogramming possible Faulty logic  waste Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 5

  6. 3. Prices • FPGA • Pricing depends on no. of logic cells and interconnections: • 238 Cells: $8.68 [2] • Virtex5 with 5,455,872 RAM bits: $1,576.00 [3] • Virtex6 with 26,542,080 RAM bits: $23,237.50 [4] • Virtex7 [not released yet]: $54,492.65 [5] • ASIC • Pricing depends on chip size, no. of gates, no. of layers, technology size • Masks for chip production on a wafer cost more than $500.000 [6] • Additional costs for wafer, process… Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 6

  7. 4. Performance differences • FPGA mostly slower than ASICdue to: • Slice/CLB interconnection • Slice distribution • But: • FPGA can contain speed-up resources • e.g. Virtex5 – Carry path (compare picture [1]) Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 7

  8. 4. Performance differences – 32bit adders Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 8

  9. 5. Summary • FPGA for testing and small applications • ASIC for mass production • FPGA mostly slower than ASIC • ASICs have less power consumption Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 9

  10. Sources [1] Slice-Pictures from Virtex 5, Virtex 5 User Guide, Xilinx, p. 174ffhttp://www.xilinx.com/support/documentation/user_guides/ug190.pdf [2] Price for single SpartanXL chip XCS05XL-4VQG100C, avnet.comhttp://avnetexpress.avnet.com/store/em/EMController/FPGA/Xilinx/XCS05XL-4VQG100C/_/R-1484451/A-1484451/An-0?action=part&catalogId=500201&langId=-1&storeId=500201&listIndex=-1 [3] Price for single FPGA chip – Virtex 5 XC5VFX70T-1FFG1136I, avnet.comhttp://avnetexpress.avnet.com/store/em/EMController/FPGA/Xilinx/XC5VFX70T-1FFG1136I/_/R-8245104/A-8245104/An-0?action=part&catalogId=500201&langId=-1&storeId=500201&listIndex=-1 [4] Price for single FPGA chip – Virtex 6 XC6VLX760-L1FF1760I, avnet.comhttp://avnetexpress.avnet.com/store/em/EMController/FPGA/Xilinx/XC6VLX760-L1FF1760I/_/R-12848106/A-12848106/An-0?action=part&catalogId=500201&langId=-1&storeId=500201&listIndex=-1 [5] Price for single FPGA chip – Virtex 7 XC7VX1140T-G2FL1933E, avnet.comhttp://avnetexpress.avnet.com/store/em/EMController/Xilinx/XC7VX1140T-G2FL1933E/_/R-5002609600522/A-5002609600522/An-0?action=part&catalogId=500201&langId=-1&storeId=500201&listIndex=-1 Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide I

  11. Sources [6] Kosten pro Wafer, Abb. 4.36; Nanotechnologie, BundesamtfürSicherheit in der Informationstechnik, 2007, https://www.bsi.bund.de/SharedDocs/Downloads/DE/BSI/Publikationen/Studien/Nanotechnologie/Nanotechnologie_pdf.pdf?__blob=publicationFile Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide II

More Related