Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Mar 16, 2019

80 likes | 194 Views

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Course and contest Results of Phase 4 Robert Mars. Expected Differences. frequency ↓ due to wire delay power ↑ due to wire capacitance Considered Floorplan optimizations : Aspect Ratio Utilization. Aspect Ratio.

Share Presentation

Embed Code

Link

optimize
optimize wire
power due
wire capacitance
77 power consumption
dynamic power effort high

yoshi-fuller

Download Presentation

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design Courseandcontest Resultsof Phase 4 Robert Mars
ExpectedDifferences • frequency ↓ due towiredelay • power ↑ due towirecapacitance • ConsideredFloorplanoptimizations: • Aspect Ratio • Utilization
Aspect Ratio
Utilization
Further Optimization • Routing: • Optimize Via • OptimizeWire • Timing Driven 5 • Optimize Design • Timing Effort High • Leakage Power Effort High • Dynamic Power Effort High
Results
Thank you for your attention
Pads 99,77% power consumptionby pads!

VLSI DESIGN PRESENTATION

Wasiq M. Khan 17th March,2003. 2. Reconfigurable Computing for Digital Signal Processing. Steady advances in VLSI technology and design tools have extensively expanded the application domain of digital signal processing over the past decade.While application-specific

551 views • 30 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Course and contest Results of Phase 3 Eike Schweißguth. Institute MD, University of Rostock. Recap. Partial Products. RC Adder. Register. RC Adder. Register. Previous Coefficient. Register. RC Adder.

280 views • 11 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Course and contest Results of Phase 4 Sebastian Kruse. Design improvements. Mix of ripple carry and carry skip adders Bit size between 7 and 9 12 adders overall Some fixed bits. New optimizations for Synopsys.

224 views • 9 slides

Applied VLSI Design

The third design of Robert Gubitz. Applied VLSI Design . Stage 2 design. Changes since Stage 2. Replace the remaining Carry-Save-Array multipliers with Wallace Tree multipliers Use term sharing for the multipliers Replace Ripple-Carry adders with Carry-Skip look-ahead adders

326 views • 9 slides

Applied VLSI design – Phase 1

Applied VLSI design – Phase 1. Martin Kittel Sebastian Stieber. Our design. Multiplier: 17 x 22 bit Pezaris array multiplier 22 bit signed coefficients 16 bit unsigned pixel value + 1 sign bit (‘0‘) Adder: 39 bit ripple carry adder 1 halfadder 38 fulladder. Multiplier.

247 views • 6 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Course and contest Results of Phase 4 Martin Kittel. Results Phase 3. Slansky Adder Pipeline Depth = 5. Improvements. No changes in the Design Cadence Encounter Aspect Ratio 1:1 has highest frequency

214 views • 7 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Changes across technologies Results of Phase 5 Andy Schellin. Fundamentals. Why changing manufacturing technology? Functionally reasons Economically reasons Lower Voltage Higher frequency. Power Loss. Problems.

272 views • 9 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Course and contest Results of Phase 4 Andy Schellin. Tasks/Workflow. Optimization of Synopsys results Layout Floorplanning , Placement, Routing Improvements. Floorplanning. Best Metric. Cadence Layout. Aspect-Ratio: 3

231 views • 8 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. ASIC design for an RGB  YCbCr -transformation Results of Phase 4 Florian Ludwig. Parallel prefix adders. Sklansky adder Regular and small area Large fan-out Kogge-Stone adder Minimum logic depth Minimum fan-out

207 views • 7 slides

Applied VLSI Design

The second Design of Robert Gubitz and Bjoern Konieczek. Applied VLSI Design. First Approach. New Approach. Replace Ripple Look-Ahead Adder with Ripple-Carry Adder. New Approach. Replace Carry Save Array Multiplier with Wallace-Tree. New Approach.

263 views • 9 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI Design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI Design. Jacob Maxa Results of Phase 3: ST65 Netlist 13.12.2012. Institute MD, University of Rostock. Challenge. Create a Verilog netlist for the ST65 technology Build upon NAND/NOR gatter 65 nm structure width

257 views • 9 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Course and contest Results of Phase 3 Nam Pham Van. Change of coefficient. Reduce an addition to one shift operation On FPGA no noticeable influence On VLSI noticeable power reduction. Design assumption. Benchmark:.

259 views • 10 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. FPGA design for a RGB  YCbCr -transformation Results of Phase 2 Philip Grunert, Florian Ludwig. Results of Phase 1. Optimization of the multiplier. [1]. Average Error. Rounding Offset. 20. 3. 36. 2. 1. 21.

243 views • 9 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Speed Optimization. Course and contest Results of Phase 5 Nam Pham Van. Some adder structure. Design comparison (Synopsys). Condition: Supply voltage 1.2 V All libraries were used (CORE65LPLVT, CORE65LPSVT, CORE65LPHVT).

337 views • 12 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Course and contest Phase 2 Robert Balla und Henning Puttnies. Institute MD, University of Rostock. Implementation. Special multipliers 1-Operand-Multiplier (generic Value) CSD-Recoding Carry-Save-Adders with T≠O(n)

230 views • 6 slides

Applied VLSI Design

The third Design of Bjoern Konieczek. Applied VLSI Design. Design Approach. G. R. B. R. G. B. Y. Cb. Cr. Carry Skip Look-Ahead Adder. Replace Ripple-Carry Adder with Carry Skip Look Ahead Adder. Wallace Tree. Replace Carry Save Array Multiplier with Wallace-Tree. Rounding.

204 views • 7 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI Design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI Design. Jacob Maxa Results of Phase 4: Chip Layout 10.01.2013. Institute MD, University of Rostock. Challenge. Create a fully working chip layout Redo the same task with additional I/O pads Ideas

278 views • 11 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Serialization Heiko Westphal. Serialization. Main idea: save area with reuse of logic Two possibilities: Reuse complete components Operating bit-wise. Serialization: Components.

222 views • 8 slides

Spezielle Anwendungen des VLSI-Entwurfs Applied VLSI

Spezielle Anwendungen des VLSI-Entwurfs Applied VLSI. Course and contest Results of P hase 3 Hani Samara. Some improvments on the last Design:. Ripple Carry Adder  CSA with CLA Multiplier still the same one : Array Multiplier. CSA. CLA. Sum. Design factors for ASIC‘s.

170 views • 6 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Course and contest Results of Phase 1 Eike Schweißguth, Arne Wall. Institute MD, University of Rostock. Choice of Adder Architecture. Normalized Gate Delay x Gate Count. [1]. Adder Architecture - Carry Increment Adder.

172 views • 7 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Course and contest Results of Phase 2 Eike Schweißguth, Arne Wall. Institute MD, University of Rostock. Agenda. Multiplier Adder Pipelining Metric Frequency Response. Multiplier – Modification of the Coefficients.

290 views • 12 slides

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Differences between FPGA and ASIC René Romann. Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock. Slide 1. Overview. FPGA vs. ASIC

260 views • 12 slides

More Related