1 / 18

CMPUT329 - Fall 2003

CMPUT329 - Fall 2003. TopicJ: Counters José Nelson Amaral. Reading Material. Section 8.5 of Wakerly. Shift Registers. A shift register is an n-bit register that can shift its stored data by one bit position at each clock tick.

kirby-cardenas
Download Presentation

CMPUT329 - Fall 2003

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CMPUT329 - Fall 2003 TopicJ: Counters José Nelson Amaral CMPUT 329 - Computer Organization and Architecture II

  2. Reading Material Section 8.5 of Wakerly. CMPUT 329 - Computer Organization and Architecture II

  3. Shift Registers A shift register is an n-bit register that can shift its stored data by one bit position at each clock tick A serial input (SERIN) specifies a new bit to be shifted in. A serial output (SEROUT) has the value of the bit that is shifted out. In a serial-in serial-out register only one bit is out at any clock cycle. In a serial-in parallel-out register all stored bits are out at every clock cycle. CMPUT 329 - Computer Organization and Architecture II

  4. Shift Registers serial-in, serial-out serial-in, parallel-out CMPUT 329 - Computer Organization and Architecture II

  5. Shift Registerparallel-in, serial-out CMPUT 329 - Computer Organization and Architecture II

  6. MSI Shift Registers CMPUT 329 - Computer Organization and Architecture II Bidirectional

  7. Shift Registerparallel-in, parallel-out CMPUT 329 - Computer Organization and Architecture II

  8. Quiz • Design a function table for a 4-bit shift register that at any clock cycle • can perform one of the four functions: • Hold: keep the same value that it had in the previous cycle • Shift right: shift the values to the right, and shift in the value of an RIN input • Shift left: shift the values to the left, and shift in the value of an LIN input • Load: Load the values of inputs A, B, C, D, into flip-flops QA, QB, QC, QD. If you were to specify this shift register as a finite state machine, how many states your machine would have? CMPUT 329 - Computer Organization and Architecture II

  9. 74x194: 4-bit Universal Shift Register CMPUT 329 - Computer Organization and Architecture II

  10. FSM for the 74x194 Hold + Load & ABCD=0000 0000 SL & LIN=1+ Load & ABCD=0001 SR & RIN=1+ Load & ABCD=1000 0010 1000 0001 0100 0011 0101 1100 1001 0110 1010 1101 1110 1011 0111 1111 CMPUT 329 - Computer Organization and Architecture II

  11. 74x194: 4-bit Universal Shift Register CMPUT 329 - Computer Organization and Architecture II

  12. 74x194: 4-bit Universal Shift Register CMPUT 329 - Computer Organization and Architecture II

  13. 74x299: 8-bit UniversalShift Register The 74x299 is an 8-bit version of the 74x194. It implements bidirectional three-state lines for input and output to save pins. CMPUT 329 - Computer Organization and Architecture II

  14. 74x299: 8-bit Universal Shift Register CMPUT 329 - Computer Organization and Architecture II

  15. Serial/Parallel Conversions SYNC is a reference signal that indicates the beginning of a byte or word. CMPUT 329 - Computer Organization and Architecture II

  16. Parallel-to-serial conversion frame CMPUT 329 - Computer Organization and Architecture II

  17. CMPUT 329 - Computer Organization and Architecture II

  18. CMPUT 329 - Computer Organization and Architecture II

More Related