1 / 10

Integrated Circuit Layout Automation in CSE242A: Design Challenges & New Technologies

Join the Winter 2009 CSE242A class to explore the topics of partitioning, floorplanning, placement, routing, and special net routing in integrated circuit layout automation. Learn about design challenges like parallel processing, power dissipation, and new technologies such as 3D extensions and carbon nanotubes. Dive into the evolution of Moore's Law and the ITRS Roadmap of 2007.

kwendy
Download Presentation

Integrated Circuit Layout Automation in CSE242A: Design Challenges & New Technologies

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CSE 242A Integrated Circuit Layout Automation Lecture 1: Introduction Winter 2009 Chung-Kuan Cheng

  2. Agenda • Introduction to CSE242A class • Topics • Class assignments and projects • Design challenges • ITRS Roadmap

  3. Topics of CSE242A • ITRS Roadmap and Low Power Design Methodologies  • Partitioning: (1) Two way partitioning, (2) Multiple way partitioning, (3) Multiple level partitioning, (4) Replication cuts, (5) Performance-driven partitioning, (6) Partitioning for FPGAs. • Floorplanning: (1) Floorplanning representations, (2) Block configurations, (3) 3D floorplanning. • Placement: (1) Placement algorithms, (2) Local placement, (3) Performance driven placement. • Global Routing: (1) Multi-commodity flows, (2) Steiner Trees, (3) Performance driven routing. • Detail Routing: (1) Channel routing, (2) Maze routing, (3) PC board routing. • Special Net Routing: (1) Bus routing, (2) Clock networks, (3) Net matching, (4) Power/Ground distributions. • Cell Layout, Compaction.

  4. Class Assignments • Homeworks • Projects • Divided into phases • Report and presentation

  5. Design Challenges • Parallel Processing • Power Dissipation • New Technologies

  6. Theme of Class • Combinatorial Algorithms • Formulation • Engineering • Electronic Circuits • Physics

  7. Scaling • Power • Interconnect dominance • Current density • Copper resistivity increases

  8. New Technologies • 3D Extension • Heterogeneous System • Low K • New Tech • Optical • Carbon Nano Tube (CNT) • Atomic Switch • Spintronics

  9. Moore’s Law • # Trans * 2 / 18 months • Product price drop half every 18 month

  10. ITRS Roadmap 2007

More Related