60 likes | 73 Views
This document (LA-UR-03-3376) provides detailed information about the timing requirements and basic characteristics of the LANSCE timing system. It discusses the use of gate-driven timing, with 96 independent timing gates, and provides specifications for resolution, accuracy, stability, neutron chopper and AC line coupling, and the current architecture of the timing gates. Additional requirements for an upgraded (distributed) system are also outlined.
E N D
LANSCE Timing RequirementsLA-UR-03-3376 Eric Bjorklund
Basic Characteristics • “Gate” rather than “Event” driven system. • 96 independent timing gates 82 gates in use. • 8.3 millisecond machine cycle (120 Hz). • 1 second super-cycle. • Clock synchronized with ring RF. • 2.7951389 MHz.
Resolution, Accuracy, Stability • Resolution = 1 microsecond • Accuracy = 180 nanoseconds • Stability (jitter) = ± 30 nanoseconds
Neutron Chopper and AC Line Coupling • Maximum Slew Rate = 0.3 Hz/second • Maximum Drift = 100 microseconds • Accelerator Tracking Sigma = 25 microseconds • Chopper Tracking Sigma = 330 nanoseconds
Current Architecture Timing Gates • Star configuration • 4 redundant gate generator sets in 2 CAMAC crates. • Gate generators are loaded by Master Timer computer, then run independently. • Master Timer computer checks the output of the gate generators and automatically switches to another set when a discrepancy is seen. Timing Distribution Master Timer Timing Gate Generators MUX
Additional Requirements For Upgraded(Distributed) System • Front-end IOCs need some way to know which cycle they are currently in and when a cycle starts • Front-end IOCs need some way to know the “Flavor” of the current cycle.