110 likes | 299 Views
Nelson Sunwoo. Design of benchmark circuit s5378 for reduced scan mode activity. objective. Modify s5378 to full scan design Modify scan flip flops to prevent switching in combination logic Compare average power consumption of original and enhanced design. Problem with testing.
E N D
Nelson Sunwoo Design of benchmark circuit s5378 for reduced scan mode activity
objective • Modify s5378 to full scan design • Modify scan flip flops to prevent switching in combination logic • Compare average power consumption of original and enhanced design
Problem with testing • Scan shift causes redundant switching in combination logic. • Power dissipation during the test mode is up to three times higher than normal mode.
Primary inputs Combinational logic Primary outputs SO D 0 1 DFF mux Q SI Scan flip- flops D SO SE Scan flip-flop Q SI SE Original circuit Scan Flip Flop Scan flip- flops Scan flip- flops . . .
Power analysis technology: TSMC 0.18umVdd: 1.8Vclock speed: 1GHz1000 random vector sets - inputs (0.5 activity) - Scan in (random)
reference S. Gerstendrfer and H. J. Wunderlich, Minimized Power Consumption for Scan-based BIST, International Test Conference, 1999, pp 77-84.