200 likes | 364 Views
Digital Integrated Circuits - week six -. Gheorghe M. Ş tefan http://arh.pub.ro/gstefan/ - 2014 -. Non-recursive definition. Size = ? Depth = ? Fan-out = ?. Application: computes min-terms. Example of using DCDs as CLC. Demultiplexors.
E N D
Digital Integrated Circuits- week six - Gheorghe M. Ştefan http://arh.pub.ro/gstefan/ - 2014 -
Non-recursive definition Size = ? Depth = ? Fan-out = ? Digital Integrated Circuits - week five
Application: computes min-terms Digital Integrated Circuits - week five
Example of using DCDs as CLC Digital Integrated Circuits - week five
Demultiplexors The signal enable is demultiplexed (distributed, scattered) in m = 2nplaces according to the code xn-1, xn-2, … x0 Digital Integrated Circuits - week five
Formal definition The circuit is simple The Verilog description is synthesisable Size = ? Depth = ? Complexity = ? Digital Integrated Circuits - week five
Recursive definition Size = ? Depth = ? Fan=out = ? Complexity = ? Digital Integrated Circuits - week five
Multiplexors Gathers data form m=2n places according to the selection code xn-1, xn-2, … x0 Size = ? Depth = ? Digital Integrated Circuits - week five
Formal definition The code is ready for synthesis Complexity = ? Digital Integrated Circuits - week five
Recursive definition Digital Integrated Circuits - week five
Recursive definition (cont) Digital Integrated Circuits - week five
Expanding the input size Digital Integrated Circuits - week five
Application: logic function implementation Digital Integrated Circuits - week five
Increment EINC: half-adder Good news: Size O(n) Bad news: Depth O(n) Digital Integrated Circuits - week five
Adder Good news: Size O(n) Bad news: Depth O(n) Digital Integrated Circuits - week five
Adder: behavioral description Digital Integrated Circuits - week five
Carry-Look-Ahead Bad news: Size O(n3) Good news: Depth O(log n) Digital Integrated Circuits - week five
Arithmetic & Logic Unit (ALU) Digital Integrated Circuits - week five
Home work 6 Problema 1: Folositi metoda descrisa in slide-ul 4 pentru a realiza un scazator complet de un bit (tableul de adevar l-ati definit in prima tema de casa) Problema 2: Folositi metoda descrisa in slide-ul 13 si proiectati un circuit care semnaleaza cand pe intrare majoritea bitilor au valoarea 1. Problema 3: Desenati cu porti AND si OR un circuit Carry-Look-Ahead pentru un sumator de numere de 4 biti. Care este size-ul si depth-ul circuitului rezultat? Digital Integrated Circuits - week five