1 / 20

Block-level 3D IC Design with Through-Silicon-Via Planning

Block-level 3D IC Design with Through-Silicon-Via Planning. Dae Hyun Kim, Rasit Onur Topaloglu , and Sung Kyu Lim Department of Electrical and Computer Engineering, Georgia Institute of Technology, GLOBALFOUNDRIES. ASP-DAC 2012. INTRODUCTION 3D WIRELENGTH METRICS

howell
Download Presentation

Block-level 3D IC Design with Through-Silicon-Via Planning

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Block-level 3D IC Design with Through-Silicon-Via Planning Dae Hyun Kim, RasitOnurTopaloglu, and Sung KyuLim Department of Electrical and Computer Engineering, Georgia Institute of Technology, GLOBALFOUNDRIES ASP-DAC 2012

  2. INTRODUCTION • 3D WIRELENGTH METRICS • ESTIMATION OF TSV LOCATIONS • TSV ASSIGNMENT • EXPERIMENTAL RESULTS Outline

  3. Introduction

  4. 3D Bounding Boxes 3D WireLength Metrics

  5. Single TSV insertion: To connect blocks placed in two adjacent dies, we use only one TSV. • HPWL based on 2D bounding boxes(HPWL-2DBB) • Multiple TSV insertion: To connect blocks placed in two adjacent dies, we use multiple TSVs if inserting multiple TSVs reduces the total wirelength further. • Subnet-based 3D Half-Perimeter Wirelength(HPWL-3D) 3D WireLength Metrics

  6. HPWL-2DBB = Σ(hi+wi)+2d • If we use the single TSV insertion, HPWL-2DBB produces the most accurate HWPL-based 3D wirelength. 3D Half-Perimeter Wirelength Based on Bounding Boxes

  7. HPWL-3D(Hi) = • d ・ NTSV,i+HPWL(Bi,j) , Subnet-based 3D Half-Perimeter Wirelength

  8. SIGNAL TSV PLANNING

  9. Computation of a Die Span of a Steiner Point • Insertion of TSVs into and between Steiner Points • Construction of Subnets ESTIMATION OF TSV LOCATIONS

  10. Definition 1: A die span of a point is the range of dies that the point connects. Computation of a Die Span of a Steiner Point

  11. After we expand a 2D RSMT to a 3D RST, we insert TSVs into and between Steiner points as follows: • If top of a Steiner point is smaller than its bot, we insert TSVs from the (top)-th die to the (bot-1)-th die. • If the die spans of two adjacent Steiner points do not overlap, we also insert TSVs between the two Steiner points. Insertion of TSVs into and between Steiner Points

  12. After we find TSV locations for a 3D net, we construct subnets for the net. • The construction algorithm is based on iterative search. • For a point p in a 3D RST, we create an empty set S, insert p into S, and traverse adjacent points from p. If an adjacent point j is in the same die with p, we insert j into S. If j is in a different die, we stop traversing through j. • After we finish traversing, we find a non-empty set S, which becomes a subnet. We repeat this process until we traverse all the points in the 3D RST. Construction of Subnets

  13. Since TSVs cannot be inserted into functional blocks, we should assign estimated TSV locations to nearby whitespace blocks. • To assign TSVs to whitespace blocks, we use a minimum-cost flow formulation. TSV ASSIGNMENT

  14. * d(x,y) means the Manhattan distance between x and y Global TSV Assignment Solve this minimum-cost flow problem for each die.

  15. Replace the whitespace blocks (Wj) by available TSV slots (Sj ) in each whitespace block and the maximum capacity of edge Sj → t by 1. • The cost of edge Ti → Sj is computed by the Manhattan distance from Ti to Sj. • Solve this minimum-cost flow problem for each whitespace block. Local TSV Assignment

  16. EXPERIMENTAL RESULTS

  17. EXPERIMENTAL RESULTS

  18. This paper proposed a signal TSV planning method to insert signal TSVs effectively. • TSV planner show 7% to 38% shorter wirelength than those generated by the state-of-the-art 3D floorplanner. • 3D RST-based multiple TSV insertion reduces total wirelengthmore effectively than the single TSV insertion by up to 37%. Conclusions

  19. Thank you

More Related