1 / 11

George Engel / Brad Noble VLSI Design Research Laboratory

George Engel / Brad Noble VLSI Design Research Laboratory. Dr. Engel. Room 3047. Dr. Noble. Analog and Digital Electronics. Everest Biomedical Instruments. Building relationships!.

ion
Download Presentation

George Engel / Brad Noble VLSI Design Research Laboratory

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. George Engel / Brad Noble VLSI Design Research Laboratory Dr. Engel Room 3047 Dr. Noble

  2. Analog and Digital Electronics Everest Biomedical Instruments Building relationships!

  3. The lab is well equipped with two SUN workstations, two HP workstations, a personal computer, several million dollars worth of CAD software, a large HP plotter, and a wide variety of test equipment including a modest setup for probing microchips. VLSI Design Research Laboratory Room 3047

  4. FPGA Development $250,000 donation from Xilinx

  5. Printed Circuit Board Capability

  6. Integrated Circuit (IC) Design Credit card reader IC for Magtek

  7. Typical IC Fabrication Costs

  8. BECS Technolgy, Inc. IC prototype for a local company! We did it all! Dr. Brad Noble Dr. George Engel Pranay Koka

  9. HINP32C (Heavy-Ion Nuclear Physics, 32 Channel) is a 32 channel integrated circuit (IC) for use in a series of experiments in low- and intermediate-energy nuclear physics. The IC is fabricated in the AMIS 0.5 mm, N-well, double-poly, triple-metal, high-resistance C5N process through MOSIS. The die is 6 mm x 6 mm. VLSI Design Research Laboratory Room 3047

  10. Questions????? VLSI Design Research Laboratory Room 3047

More Related