1 / 3

Muon TP status report

Muon TP status report. Numerous improvements going on, but not yet ready S ome motivation plots lacking, others use incompatible luminosities, pointed out in report from Phase 2 mini-workshop Introduction not fully compatible with performance section

kenley
Download Presentation

Muon TP status report

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Muon TP status report • Numerous improvements going on, but not yet ready • Some motivation plots lacking, others use incompatible luminosities, pointed out in report from Phase 2 mini-workshop • Introduction not fully compatible with performance section • Not a tight draft, trim from 42 to <30 pages (Tracker is at 42) • Preapproval date delay June 13 →27 by Upgrade Mgmt. • TP “end game” time scale: • Finalize 3rd version this Friday (June 20), reader group comments early next week, Fabrizio to schedule a reading?? • New: CSC inner rings all need CFEBs replaced by DCFEBs • Run 1 data shows too much data generated by CFEBs, buffers fill up and DAQ readout “chokes” • Details on next 2 slides

  2. New development: CFEBs in Phase 2 • CFEBs are the Cathode Front-End Boards for CSC • CFEBs were replaced by high-rate Digital-CFEB boards in ME1/1 • DCFEBs flash-digitize every strip at 20 MHz, and have a long memory buffer for data storage, and optical data output • DCFEBs in Phase 2 for other CSC chambers? • Originally thought not necessary,based on uncorrelated pretrigger*L1A coincidences • NewDAQ rate estimate based on Run 1 data ~3x expected (i.e. significant correlation) • Discussed at length in engineering meeting last Friday • Basic conclusion: • 108 inner chambers ME2/1, 3/1, 4/1 will need CFEB replacement for Phase 2 • 360 outer chambers do not

  3. CFEBs in Phase 2: some details • Ramifications for the CSC group • There are enough preamp “Buckeye” ASICs to build DCFEBs • There are not enough comparator (trigger) ASICs • Discuss with CERN microelectronics group about adapting old CERN design • Possibility to implement “digital comparator” logic in DCFEB FPGA • Other elements of the DAQ system (DMB, DDU) will also need replacement for high rate – go to fast optical technology • Working on more detailed costing • Ramifications for Technical Coordination • ~6.5 mos access needed: 4.25 mos for YE2; 2.2 mos for YE3 to install • 22 full working days crane usage, not including RE4 removal/reinstall • Assumes the YE4 push-back system on both sides (very helpful) • Space at SX5 for 54 chambers needed for efficient refurbishing • LS2 might be best time for installation

More Related