1 / 1

Integration status

Integration status. SRS FPGA firmware. 168us. 21us. 780us. 160- 900 MBit /s. HDMI. 32 APV25. FEC. SRU. ATLAS ROS. DCS. ZS. DTC. optical. FEC. FEC. DTC. FEC. DTC. S-Link. Data out. Event builder. TTC. LVL1 Accept. LVL1 Accept. Raffaele Giordano ZS-1 ZS-2.

tate-battle
Download Presentation

Integration status

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Integration status SRS FPGA firmware 168us 21us 780us 160- 900 MBit/s HDMI 32 APV25 FEC SRU ATLAS ROS DCS ZS DTC optical FEC FEC DTC FEC DTC S-Link Data out Event builder TTC LVL1 Accept LVL1 Accept RaffaeleGiordano ZS-1 ZS-2 Andre Zibell Vincenzo Izzo Ethernet DCS SorinMartoiu Latency range Max 1000 us Min 200 us Safe limit is 1ms Marcin Byszewski, CERN

More Related