1 / 7

MAVEN Digital/FPGA Peer Review SWEA/SWIA May 12, 2010

MAVEN Digital/FPGA Peer Review SWEA/SWIA May 12, 2010. D. Gordon. SWEA and SWIA FPGAs. Solar Wind Electron Analyzer & Solar Wind Ion Analyzer SWEA and SWIA FPGAs are the RTSX72SU-CQ208E 2K R-Cells, 4K C-Cells, 170 User I/Os Prototype with A54SX72A-PQ208 (same footprint – fused device)

kort
Download Presentation

MAVEN Digital/FPGA Peer Review SWEA/SWIA May 12, 2010

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. MAVEN Digital/FPGA Peer Review SWEA/SWIA May 12, 2010 D. Gordon

  2. SWEA and SWIA FPGAs Solar Wind Electron Analyzer & Solar Wind Ion Analyzer SWEA and SWIA FPGAs are the RTSX72SU-CQ208E 2K R-Cells, 4K C-Cells, 170 User I/Os Prototype with A54SX72A-PQ208 (same footprint – fused device) Developed as two unique FPGAs, but there is much overlap Heritage: STEREO SWEA (SIF FPGA) implemented in RTSX32S System Clock = 1MHz – (CMDCLK received from DCB) Estimated Power: 110mW (10mW I/O; 100mW Core) typical 125mW (10mW I/O; 115mW Core) at 70C Utilization Estimate 75% (SWIA is worstcase) modules; ~100 I/Os

  3. SWEA BLOCK DIAGRAM

  4. SWIA BLOCK DIAGRAM

  5. SWEA and SWIA Common Subsystems Commonalities Both require anode counting frontends Both implement Command & Telemetry Interfaces (CDI functionality for receiving commands and sending messages) Housekeeping Control and Message Format Memory Control Fixed and Sweep DAC Control Timing Backbone (reconfigured to accommodate the different accumulation intervals) Lookup table memory and control (Loader and Checksummer) High Voltage turn-on is a protected command Overcurrent Protection (shown in SWEA block diagram) to be implemented identically in both FPGAs

  6. SWEA and SWIA Differences Significant Differences SWIA: 24 Anodes (14 WFOV and 10 NFOV) SWEA: 16 Anodes SWIA: 4 second cycle with 2304 Accumulation Intervals SWEA: 2 second cycle with 1792 Accumulation Intervals SWIA Implements Products SWEA Includes Operational Heater Control Different Test Pulser Algorithms SWIA Test Pulser is further divided by frontend electronics Frequency Algorithm produces pattern that varies from ~16KHz to ~500KHz SWEA Test Pulser Simple frequency sweep from ~2.3KHz to ~500KHz

  7. SWIA Products SWIA Product Generation Options Each type can selectively enabled/disabled. P0: Raw Counts Outputs 24 16-bit counter values every 4 accumulation intervals (message generated every ~7ms) P1: Counts Accumulated over Anodes, Deflector Step (Accumulation Interval) and Energy 10 NFOV Andoes summed into 2 bins => 16 Anode Counts 16 Anode Counts are integrated over two Energy Steps Like Deflection Steps are summed Outputs one 64 word message every other Energy Step (~83ms) P2: Peak Energy Capture Operates like a logic analyzer – storing a buffer and telemetering a programmable window around the peak

More Related