1 / 23

Design and Implementation of VLSI Systems (EN0160)

Learn how to design layout for an inverter using Tanner L-Edit tools and following VLSI design rules. Understand the process of specifying λ, creating N-well, active region, and more. Verify layout using DRC and simulate characteristics in SPICE.

krist
Download Presentation

Design and Implementation of VLSI Systems (EN0160)

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley – Rabaey/Pearson]

  2. Design Layout using Tanner L-Edit

  3. How can we design the layout for an inverter?

  4. Design Rules

  5. 1. First specify λ (using 0.5μ technology)

  6. N well creation

  7. Active region

  8. P-Select

  9. N-select

  10. Active well/substrate taps

  11. Select for taps

  12. Polysilicon

  13. Metal 1

  14. Contacts (to active)

  15. Contacts to poly

  16. Contacts to poly

  17. Little metal1 for input pin

  18. Via1 from metal1 to metal2

  19. Add little metal2 for output pin

  20. ignore these now error Design Rule Checker (DRC) verifies that your layout did not violate any rules

  21. Label your inverter pins

  22. Extract your design into SPICE to simulate and verify it

  23. Verify your inverter DC characteristics in SPICE simulate and plot Fix your SPICE input file first

More Related